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Abstract—In this article, we present a convex optimization 
model to design a three dimension (3D)stacked hybrid memory 
system to improve performance in the dark silicon era. Our 
convex model optimizes numbers and placement of static random 
access memory (SRAM) and spin-transfer torque magnetic 
random-access memory(STT-RAM) memories on the memory 
layer to exploit advantages of both technologies.  Power 
consumption that is the main challenge in the dark silicon era is 
represented as a main constraint in this work and it is satisfied 
by the detailed optimization model in order to design a dark 
silicon aware 3D Chip-Multiprocessor (CMP). Experimental 
results show that the proposed architecture improves the energy 
consumption and performanceof the 3D CMPabout 25.8% and 
12.9% on averagecompared to the Baseline memory design. 
Keywords—Dark silicon, Non-Volatile Memory (NVM), 
Hybrid memory architecture, Embedded Chip-Multiprocessor 
(eCMP), Convex optimization, uncore components, 3D integration.  
I. INTRODUCTION  
In nowadays multicore architectures, energy efficiency 
becomes the primary concern during system design. Especially, 
energy consumption is a primary constraint in embedded 
system design since many of them are generally limited by 
battery lifetime. Main memory and cache subsystemsconsume 
a significant portion of overall energy in memory-intensive 
embedded applications. Due to the exponential contribution of 
leakage power in total power consumption in nanoscale era, 
leakage power can be a major driver of dark silicon in future 
multicore systems. However, leakage power also constitutes a 
major fraction of power consumption of memory modules [1]. 
Consequently, architecting new classes of memory systems 
with the minimum leakage power is essential for embedded 
systems. 
One of the newest challenges in multicore design is the 
management ofdark silicon [2-4]. The rise of utilization wall 
due to thermal and power budgets restricts active components 
and results in a large region of dark silicon. Among the on-chip 
components, the cores anduncore components consume most 
of the power.Uncore components such as memory and on-chip 
network play a significant role in consuming large portion of 
power. Power management of these uncore components can be 
critical to maximize design performance in the dark silicon era. 
Thus, in addition to the embedded system requirements, dark 




Fig. 1. 3D architecture of the proposed design 
Spin Transfer Torque RAM (STT-RAM) as a promising 
candidate of non-volatile memories (NVMs) are considered to 
be attractive replacement for traditional SRAM memories due 
to their favorable characteristics such as highdensity, non-
volatility and near-zero leakage power [5,6]. Nevertheless, they 
sufferfrom a longer write latency, limited write endurance and 
higher write energy consumption when compared to the 
traditional SRAM memory technology. In order to overcome 
the mentioned disadvantages of both memory technologies and 
benefit from their positive features, we use SRAM and STT-
RAM as two different types of memory banks in the proposed 
memory architecture.  This heterogeneous memory design is 
the best design possibility because it benefits from both 
memory technologies. Several research have also 
exploredmicro-architectural heterogeneity to combat the dark 
silicon problem [4,7].Fig. 1 shows an overview of the proposed 
architecture using an example of a 16 core homogeneous CMP 
in the lower layer and hybrid memory architecture in upper 
layer. In the proposed heterogeneous memory system, STT-
RAM memory banks are incorporated with SRAM memory 
banks. 
In this paper, we propose a convex optimization based 
approach for designing the heterogeneous memory system in 
order to maximize performance of the three dimensional(3D) 
CMP with respect to the peak power budget which is the main 
constraint in the dark silicon era. The proposed model maps 
applications/threads with more dependency and 
communication intensity closer to each other while at the same 
time it finds optimal distance of these applications/threads to 
each memory banks in order to reduce latency of the3D CMP 
design. More specifically, the proposed convex model 
optimally chooses efficient number and placement of SRAM 
and STT-RAM memory banks on the memory layer, and maps 
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Fig. 2. Impact of force coefficient on the design strategy. 
 
 
Fig. 3. Define parameters of a sample core and a memory bank and the communication between them.
The rest of this paper is organized as follows. Section II 
describes the optimization problem and its formulation. In 
Section III, excremental evaluation is presented. Finally, 
Section IV concludes the paper. 
 
II. OPTIMIZATION PROBLEM AND FORMULATION 
In this section, we propose a convex optimization model 
for achieving the following goals: 1) satisfying the dark 
silicon constraint with exploiting emerging technologies like 
NVM memories and 3D integration technology, 2) designing 
a hybrid memory architecture in order to use maximum 
advantages of SRAM and STT-RAM memories 3) efficient 
arrangement of memory banks with different technologies in 
the memory layer to decrease communication overhead on 
the CMP. 
In order to achieve these goals, the proposed objective 
function is presented as follow: 
 			 =	 .+ 																																	(1)	
In Equation (1), the overall communication is comprised 
of SRAM and STT-RAM communication functions. is 
called a forcecoefficientthat is used to show priority of 
memory layer to be designed by SRAM or STT-RAM banks. 
In other words,	  is a factor which can change impact of 
STT-RAM or SRAM communication cost in the overall cost 
function, . For example, if the goal is designing 
a mission critical embedded system and it should be highly 
reliable, SRAM banks are chosen with the cost of additional 
energy consumption but it is acceptable due to functionality 
of the device. On the other hand, if the reliability is not that 
much important or our goal is simply reduce the power 
consumption, force is changed to design a memory with 
higher possibility for choosing STT-RAM banks. However, 
there should be a tradeoff for these decisions since we need 
to satisfy power constraint of the desirable design.These 
design strategies and their impact on the optimization 
function is shown in Fig. 2.Also, it should be mentioned that 
each of SRAM and STT-RAM communication costs are 
combination of costs in	  and  dimensions.These functions 
are introduced in the following paragraphs. 
is the latency of accessing to SRAM 
banks by cores in dimension : 
= ,× ( , , , × , , . ×+ , , , × , , . × 	)								(2) 
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In Equation (2),  and  are  and  dimension of a 
memory bank in the second layer. is number of cores and 
dimension of the chips for  and  coordinates are  and 
, respectively. , , . is a binary variable and is set to 1 
if the distance between cores  and a memory bank in 
position ( , )  is equal to  for x-dimension. , , , is number of read accesses of core  to a 
SRAM bank in position ( , ) . Also, , , , is 
number of write accesses of core  to SRAM bankin 
position ( , ) . In addition, Fig. 3 demonstrates two 
dimensional communications of a sample core and a 
memory bank. Similarly,  is defined like 
just for dimension . 
 
= ,× ( , , , × , , . ×+ , , , × , , . × 	)									(3) 
 
Equation (2) is comprised of four summations. It finds 
different commination costs between cores and SRAM banks 
based on possible distances between cores and SRAM banks 
in  coordinate. With minimizing objective function 
 , we also will achieve minimum distances (k) in 
. This procedure again is done for  
 in the  coordinate. Therefore, we can 
have the best placements for SRAM banks to have minimum 
communication latencies between cores and these banks. 
 is another cost function that is the 
communication cost for accessing to STT-RAM banks by 
cores in dimension x. More specifically, 
 	 = 	 ,× ( , , , × × , , . ×+ , , , × × , , .× )																																																																				(4)	 
 
Equation (4) models communication costs of cores with 
STT-RAM banks. Conceptually, this equation is similar to 
Equation (2) but it has additional parameters to model STT-
RAM memory instead of SRAM. Two parameters namely 
 and  are defined in this part which are the cost of 
reading and writing to a STT-RAM normalized with SRAM 
memory.  are defined assame as  
for dimension y. 
=	 ,× ( , , , × × , , . ×+ , , , × × , , .× )																																																																					(5) 
Note that, as there are only two layers in this work, 
communication cost in  dimension is assumed to be same 
for all cores and banks; thereforewe do not consider it in the 
model. 
In order to design the memory layer with SRAM and 
STT-RAM banks, there should be some constraints to 
architect the system in order to achieve the optimal 
placement and positions of SRAM and STT-RAM banks. 
These constraints are defined at Equation (6) and (7). 
 , + , = 1				∀	 , 																																(6) 
  	 ( , + , ) = 															(7) 
, is a binary variable and is set to 1  if the existing 
memory bank in ( , ) is a STT-RAM bank. Similarly, ,  
is a binary variable and is set to 1 if the existing memory bank 
in ( , ) dimension is a SRAM banks. Equation (6) allows 
only assignment of one SRAM or STT-RAM bank to a 
single coordinate. In addition, sum of used STT-RAM and 
SRAM banks in second layer is equal to  that is defined in 
Equation (7).  
The total power consumption of the proposed memory 
architecture during run time period of the mapped workload 
must be less than the available power budget. More 
specifically, 	 = ( + ) ≤ 									(8) 
Equation (8) is the dark silicon constraint for the 
proposed memory architecture.Power consumption is the 
main constraint of the dark silicon era and uncore 
components such as on-chip memories are responsible for 
significant amount of power consumption [1].  On the other 
hand, satisfying power budget, , which in the dark 
silicon erais well-known to Thermal Design Power budget 
(TDP),is a main factor of the proposed model.  Therefore, the 
achieved memory architecture based on the proposed model 
mitigatesthe dark silicon challenge by reducing power of the 
memory system as one of the most important uncore 
components. Focusing on uncore components architectures 
as a solution to combat dark silicon is unexplored in these 
days [1].   
Since this optimization approach is solved at design time 
and static power dissipation depends on temperature, we 
consider pessimistic worst-casescenario and calculate  
and  at maximum temperature limit. 
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= ( , × 	+ , × )					(9) 
Equation (9)finds static power of the hybrid memory by 
summing static power consumption of each SRAM and STT-
RAM bank. 
In Equation (10), , , and indicate 
average dynamic power consumed by the SRAM and STT-
RAM banks per read and write access, respectively. 
as the dynamic power consumption of the proposed 
hybrid memory system is calculated as bellow: 
= ( , × ( , , , ×+ , , , × ) + ,×	 , , , ×+ , , , × )											(10) 
 
To summarize, objective function  is 
minimized under constraints (2) through (10). We only 
mentioned main constraints and their related variables in 
this section for brevity.  
III. EXPRIMENTAL EVALUATION 
A. Experimental Setup 
We use GEM5[8] as a full system simulator to implement 
memories and cores. To simulate accurate behaviour of the 
3D CMP design and its NoC architecture, we integrated 
GEM5 with a NoC simulator[9]. In addition, to calculate 
power consumption of the design, mention platform is 
integrated with McPAT [10]. The cache capacities and 
energy consumptions of SRAM and STT-RAM are estimated 
from CACTI [11] and NVSIM [12], respectively. The 
simulation platform of the work is shown in Fig. 4. Also, 
detailsof the memory parameters and the baseline system 
configurationwhichwe used in our experiments for SRAM 
and STT-RAM banks are shown in Table I and Table II, 
respectively. 
We use multithreaded workloads for performing our 
experiments. The multithreaded applications with small 
working sets are selected from the PARSEC benchmark suit 
[13]. In our setup, programs in a given workload are 
randomly mapped to cores to avoid a specific OS policy. For 
the experimental evaluation,  and are considered 100  and	80	℃, respectively. Furthermore, we use CVX 
[14]to model the proposed convex optimization problem and 
solve it. 
TABLE I.   DIFFERENT MEMORY TECHNOLOGIES COMPARISON AT32NM 
 
Fig. 4. Simulation platform of the work. 
TABLE II.  SPECIFICATION OF THE BASELINE EMBEDDED CMP 
CONFIGURATION 
Component Description 
Number of Cores 16, 4× 4 mesh 
Core 
Configuration 
Alpha21164, 3GHz, area 3.5mm2, 32nm 
Private Cache per 
each Core 
SRAM, 4 way, 32B line, size 32KB per 
core 
On-chip Memory 
Hybrid-fix: 8MB SRAM (8 banks , each 
1MB) and 32MB STT-RAM (8 banks , 
each 4MB) 
Network Router 
2-stage wormhole switched, virtual 
channel flow control, 2 VCs per port, a 
buffer with depth of 4 flits per each VC, 
5 flits buffer depth, 8 flits per data 
packet, 1 flit per address packet, each flit 
is set to be 16-byte long 
 
B. Experimental Result 
In this section, we evaluate our proposed 3D CMP with 
stacked memory in two different cases: 1) the CMP with 
hybrid stacked memory with same number of SRAM and 
STT-RAM banks in which STT-RAM banks are on the left 
and SRAM banks are on the right part of the memory layer 
(Hybrid-fix), 2) CMP with the proposed hybrid stacked 
memory on the core layer.  
Fig.5 shows the results of the normalized energy 
consumption of the proposed method with respect to 
Hybrid-fix. As shown in this figure, the proposed design 
reduces energy consumption by about 25.8% on average 
compared to Hybrid-fix design. 
Fig. 6 compares the normalized performance results. As 
shown in this figure, the proposed design improves IPC as a 
best parameter shows performance of the system up to 

















at 	℃ ReadEnergy WriteEnergy 
1MB SRAM 3.03  0.702ns 0.702ns 444.6mW 0.168nJ 0.168nJ 
4MB STT-
RAM 3.39  0.880ns 10.67ns 190.5mW 0.278nJ 0.765nJ 
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Fig. 5. Normalized energy consumption of the proposed design with 
respect to Hybrid-fix. 
 
Fig. 6. Normalized performance comparison of each application with 
respect to the proposed design. 
 
IV. CONCLUSION 
In this work, we proposed a model to design an optimal 
heterogeneous memory system with using SRAM and STT-
RAM memory banks. Our proposed optimization model 
finds optimal number and placement of different memory 
banks to satisfy peak power budget which is the main 
challenge in the dark silicon era. Experimental results show 
that the proposed architecture improves the energy 
consumption and performance of the 3D CMP on average 
about 25.8% and 12.9% respectively, compared to the 
Baseline memory design. 
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